By José L. Huertas (auth.), José L. Huertas (eds.)

Test and Design-for-Testability in Mixed-Signal built-in Circuits offers with try out and layout for attempt of analog and mixed-signal built-in circuits. in particular in System-on-Chip (SoC), the place varied applied sciences are intertwined (analog, electronic, sensors, RF); try is turning into a real bottleneck of current and destiny IC tasks. Linking layout and try in those heterogeneous structures can have a massive effect by way of try out time, price and skillability. even though it is well-known as a key factor for constructing advanced ICs, there's nonetheless a scarcity of based references proposing the foremost themes during this sector. the purpose of this booklet is to provide uncomplicated options and new principles in a fashion comprehensible for either pros and scholars. in view that this can be an lively study box, a complete cutting-edge review is particularly necessary, introducing the most difficulties in addition to the methods of resolution that appear promising, emphasizing their foundation, strengths and weaknesses.

In essence, a number of themes are awarded intimately. to begin with, thoughts for the effective use of DSP-based try out and CAD attempt instruments. Standardization is one other subject thought of within the ebook, with specialise in the IEEE 1149.4. additionally addressed intensive is the connecting layout and try via utilizing high-level (behavioural) description suggestions, particular examples are given. one other factor is said to check options for well-defined periods of built-in blocks, like information converters and phase-locked-loops. along with those specification-driven trying out concepts, fault-driven methods are defined as they provide strength options that are extra just like electronic try out equipment. ultimately, in Design-for-Testability and Built-In-Self-Test, different techniques that have been taken from electronic layout, are brought in an analog context and illustrated for the case of built-in filters.

In precis, the aim of this publication is to supply a glimpse on fresh learn ends up in the realm of checking out mixed-signal built-in circuits, particularly within the themes pointed out above. a lot of the paintings said herein has been played inside of cooperative eu examine tasks, during which the authors of different chapters have actively collaborated. it's a consultant photograph of the present state of the art during this emergent box.

Show description

Read or Download Test and Design-for-Testability in Mixed-Signal Integrated Circuits PDF

Best circuits books

Integrated Frequency Synthesis for Convergent Wireless Solutions (Analog Circuits and Signal Processing)

This e-book describes the layout and implementation of the frequency synthesizer, with new layout options for this type of subsystem together with utilization modes of the instant machine, and its aid for a number of modern instant criteria.

Process and Device Simulation for MOS-VLSI Circuits

P. Antognetti college of Genova, Italy Director of the NATO ASI the foremost significance of VLSI circuits is proven by means of the nationwide efforts during this box occurring in numerous nations at vary­ ent degrees (government enterprises, inner most industries, safeguard de­ partments). as a result of evolution of IC know-how over the last twenty years, part complexi ty has elevated from one unmarried to over 400,000 transistor capabilities in step with chip.

Alternating Current Multi-Circuit Electric Machines: A New Approach to the Steady-State Parameter Determination

This booklet information an process for awareness of the sector decomposition thought. The e-book offers the tools in addition to strategies and strategies for constructing electrical laptop circuit-loops and selecting their parameters. The equipment built were discovered utilizing the types of machines with laminated and strong rotor having classical constitution.

Signal Integrity: Applied Electromagnetics and Professional Practice

This textbook teaches easy methods to layout operating platforms at very excessive frequencies. it's designed to introduce desktop engineers to the layout of tremendous excessive velocity electronic platforms. Combining an intuitive, physics-based method of electromagnetics with a spotlight on fixing sensible difficulties, the writer provides suggestions which are crucial for laptop and electric engineers this day.

Extra resources for Test and Design-for-Testability in Mixed-Signal Integrated Circuits

Sample text

_--- --... _------ ---_. 1 '. ___ ----- -0_.. ___ ...... : (bl Figure 2-4. Alternative fonns of the boundary-scan register 2. 4 Test Standard 49 boundary-scan register can take one or the other of the two alternative forms depicted in Figure 2-4. 3 Control of the test architecture The overall control of the testability structure is managed by the test control circuitry composed of a TAP controller, an instruction register, and an instruction decoder (see Figure 2-3). It provides the control signals required for the transfer of data and for the choice of the test register that operates between TDI and TDO pins.

For the user, it is essential to note, that many windowing functions reduce the height (essential signal bin) of the main lobe by -6dB to -8dB compared to the signal using the Rectangle windowing function. All windows for windowing functions represent compromises. For example, the Hanning window, also referred to as the Cosine Square window, produces a narrower spread of the components near the signal frequency. However it results in higher leakage of the signal frequency into frequency bins further away from the signal frequency [Ref.

Boundar -Sea:'! 1jI:'I-Spec 1 f ie L.. __ _ -' Il _ Test Da. " _______ R8quter(s. l. ct10:1 , etc. s --+---l - -+-----1 Figure 2-3. Test register structure Optionally, additional registers may be included by the designer to provide extra user-defined testability features. 4 resides in the boundary-scan chain composition. The boundary-scan register not only includes the register stages of all the DBMs but also the control stages of all the ABMs and the control stages of the TBIC. All these stages may be concatenated in any order.

Download PDF sample

Rated 4.68 of 5 – based on 4 votes